Nanostructures of platinum-carbon nanocomposite material have been formed by electron-beam induced deposition (EBID). These consist of nanodots and nanowires with a minimum size ~20 nm, integrated within ~100 nm nanogap n-type silicon-on-insulator transistor structures. The nanodot transistors use ~20 nm Pt/C nanodots, tunnel-coupled to Pt/C nanowire electrodes, bridging the Si nanogaps. Room-temperature single-electron transistor operation has been measured, and singleelectron current oscillations and 'Coulomb diamonds' observed. In nanowire transistors, the temperature dependence from 290 -8 K suggests that the current is a combination of thermally activated and tunnelling transport of carriers across potential barriers along the current path, and that the Pt/C is p-type at low temperature.
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The presence of Pt nanocrystals within the Pt/C nanocomposite can lead to single-electron charging effects. Single-electron transistor operation has been observed in nanowires [41, 45, 47, 48] , where charging occurs on islands created by the Pt nanocrystals or by nanowire roughness, or created by explicitly defining EBID Pt/C nanodots ~50 nm -100 nm in size, isolated by ALD alumina tunnel barriers [43] . In the latter case, single-electron oscillations were reported at 0.3 K. For the nanowire case, while the nanocrystals are in principle small enough (down to ~ 3 nm, e.g. Ref [46] ) for roomtemperature single-electron charging in the nanowires, the maximum reported operating temperature for single-electron oscillations is ~200 -230 K [41, 47] , with Coulomb diamonds measured from 4.2 K [48] to 65 K [45] .
In this paper, we present the electrical characteristics of EBID Pt/C nanowire and nanodot transistors, integrated within the thin top Si layer of silicon-on-insulator materials. The Pt/C nanostructures are deposited across ~100 nm wide nanogaps between heavily doped n-type source and drain point-contact regions. Pt/C nanodots were fabricated with a minimum diameter ~20 nm, separated on either side by <10 nm nanogaps from Pt/C nanowire electrodes having a minimum width ~20 nm and thickness ~10 nm, Figure 1 (a). The nanowire electrodes extended to Si source and drain regions, bridging the ~100 nm wide nanogap between these. Si side gates were used to electrostatically control the current. Other device configurations investigated consisted of nanowireonly Pt/C deposits. In comparison, earlier studies of Pt/C EBID devices have included nanodots ~50 -100 nm in diameter [43] and nanowires ~30 nm -1 µm in length [44, 46] . Our measurements show that the Pt/C behaves as a p-type amorphous semiconductor. A SET, operating at room temperature, is formed by the ~20 nm nanodot device. Single-electron current oscillations with gate voltage, and 'Coulomb diamond' characteristics in the source-drain conductance as a function of drain and gate voltages, are observed. In a Pt/C nanowire device, a strong reduction in source-drain current is seen as the measurement temperature is reduced from 290 K -8 K. In our Si-Pt/C-Si device configuration, current transport is a combination of thermally activated and tunnelling carrier transport across potential barriers along the current path, formed at the Pt/C interface and/or at grain boundaries within the Pt/C deposit. At low temperature, the gate dependence of the device current implies p-type semiconducting behaviour in the Pt/C.
Fabrication
The device structures used in this work were fabricated in a (100) oriented SOI wafer with a ~12 nm thick top Si layer and ~30 nm buried oxide layer. The top Si layer was heavily doped with phosphorous at ~10 20 /cm 3 . 10 mm × 10 mm chips were used for device fabrication, each of which held a 4 × 4 array of circuits. In each circuit, 8 device structures were defined, where the source, drain and gate electrodes could all be addressed independently. Devices were formed by using EBID to place Pt/C source/drain extensions and nanodots in the gaps left between source and drain electrodes, see Figure 1 (a). In the fabrication process sequence, the entire pre-EBID device patterns in the Si were defined simultaneously using electron beam lithography, i.e. bond pads, lead-in areas, and source, drain and gate contact regions. Electron beam exposure was performed using a Vistec VB6-HR machine operating at 100 kV. A bilayer lift-off resist structure was used, comprising 100k
MW PMMA, ~40 -50 nm thick, beneath 950k MW PMMA, also ~40 -50 nm thick, both Figure 1 (b). It will be seen that each device has a unique source and gate, but there are common drains between devices 1 and 2, 3 and 4, 5 and 6 and 7 and 8. In previous work [49] this oxidation process had been used to reduce the width of the silicon channel within a silicon point-contact 'neck' to allow isolation of a single, or a few morphologically defined silicon islands a few nanometres in size, creating ultra-small quantum dots. However, in this work, the neck was 'cut back' in the EBL patterns to leave a nanogap in the silicon between the source and drain instead, as shown in Figure 1 (c).
Contact windows were opened in this oxide to the silicon conductors and their bond pads using photolithography. Photoresist S1828 was spin-coated at 500 rpm for 10 s, and then at 4500 rpm for 50 s, to form a resist layer ~ 3.5 µm thick, followed by a 120°C hotplate bake for 2 mins. A dark field mask was exposed using a power density of 5.3 mW/cm 2 for 160 s and developed in MF319 for ~ 2 min followed by a descum for 3 min and a HF dip for 1 min. A metal layer consisting of ~20 nm Cr and ~200 nm Al was deposited by evaporation. The chips were covered with a protective layer of PMMA ~ 400 nm thick, then were diced using a Spectra Physics Talon UV laser micromachining system (wave length 355 nm, max. power 40 watts) using 60 cuts at 75% maximum power. The PMMA was removed in acetone. As a final step in this process, EBID was used to deposit extensions to the source and drain contacts, and deposit the nanodot.
The EBID device patterning was performed using a FEI Nova Nano Lab 650 SEM incorporating patterning software. The sample was held at a eucentric height with the gas injection nozzle located approximately 100 µm above the sample surface. An electron beam energy of 19 keV was used at a working distance of 5.25 mm, with a beam current of 39 pA and a beam diameter < 2 nm. A precursor gas of trimethyl (methylcyclopentadienyl)-platinum (MeCpPtMe 3 ) was used, with the deposited patterns expected to consist of Pt grains in a C matrix with a Pt:C ratio of approximately 1:5 [50] . The gas flow was stabilized on the sample surface prior to electron beam patterning, which was undertaken in two steps. First the two electrode extensions were exposed using multiple rastered passes, so that in effect each pixel was exposed for a total of 4 ms. A gap of 50 nm was left between the two contact extensions and following their deposition the electron beam was blanked and the gas pumped out of the chamber. The structure could then be imaged to locate the exact position of the gap. The island was then defined as a circle with a diameter of 2 nm, patterned with a dwell time of 4 ms and only 2 passes. Finally, a single-process-step EBID technique offers a higher level of control to achieve ~10 -20 nm feature sizes, in comparison with multiple process steps and resist-based e-beam lithography.
It is recognised that EBID processes contribute a halo effect. This was not cleaned because the amount of material deposited was so small and spread over a quite a large area and as such would not have formed a conducting layer. At 19 keV, the energy at which the deposition was performed, the diameter of the disk from which the backscattered electrons are emitted is 2.47 µm [51] .
Assuming a worst case scenario that the number of electrons generated by the backscattered electrons, SE2, is equal to the number of electrons directly generated by the primary electrons, SE1, and that the SE1 electrons are emitted from an area with a diameter of ~ 3 nm (a convolution of the probe size and the inelastic mean free path), the surface density is approximately 1.5 × 
Electrical Characterisation
Room temperature (RT = 290 K) measurements of the drain-source current vs. drain and gate voltage were performed using a 4-point probe station in conjunction with either an Agilent 4155B parameter analyser or a combination of Keithley 236 source measurement units (SMUs) interfaced with a computer. Subsequent data analysis of the results was undertaken using Matlab programmes.
For the temperature dependent measurements, from 290 -8 K, samples of interest were wire bonded into chip carriers and inserted in a CTI-Cryogenics closed cycle helium cryostat.
Characterisation were performed by measuring I ds as V ds was swept from negative to positive voltage at constant V gs , with a step in V gs from one curve to the next. A hold time ~10 seconds was used between curves. The direction of the V ds sweep could be reversed without changes in the characteristics. Device characteristics were broadly stable during measurements, i.e. the measurement voltage range could be adjusted without major variation in the characteristics, though small switches in current magnitude were possible, attributable to charging of defect states near the current path.
The RT drain current (I ds ) and drain conductance (g ds ) vs. drain (V ds ) and gate (V gs ) voltage characteristics of a Pt/C nanodot device (Device A, SEM image in Fig. 2(b) ) are shown in Figure 3 .
The nanodot is ~20 nm in diameter, with ~50 nm long Pt/C nanowire electrodes on either side, isolated by few-nanometre scale gaps from the nanodot. The nanowire electrodes lead to Si pointcontact regions. The measured data for I ds vs. V ds , V gs using a 3D plot are shown in Figure 3 (a). I ds is seen to increase non-linearly with V ds , in a symmetrical manner for ±V ds . Current oscillations with a period ΔV gs ~ 0.5 V are seen, with finer, irregular fluctuations superimposed on these from one I ds -V ds sweep to the next. The main current oscillations can be better investigated by using moving average (over 7 points) thin-plate spline fits to the data ( Fig. 3(b) ). A logarithmic plot of the magnitude of drain conductance |g ds |, extracted from the smoothed data in (b), and plotted vs. V ds and V gs as a log scale colour, planar image is shown in Figure 3 Figure   3 (e) and log (f). Both the measured data (scatter points) and the spline fits to these are shown.
The electrical characteristics of Figure 3 may be attributed to the formation of a room temperature single-electron transistor (SET) [13, 49] . Here, the diamond-like regions 'A' and 'B', and the gate oscillation in I ds may be associated with Coulomb diamonds, and gate modulated single-electron current oscillations, respectively [13] . The likely origin of the charging island, leading to SET behaviour, is the ~20 nm scale Pt/C nanodot ( Fig. 2(b) ). An alternative hypothesis is the existence of nanocrystals within the Pt/C nanowire electrodes. In the former case, the tunnel barriers isolating the charging island are the nanogaps between the nanodot and the electrodes. In the latter case, the origin of the tunnel barriers is less clear, and the existence of potential barriers at grain-boundaries surrounding the charging nanocrystals would be necessary.
The Coulomb diamond regions 'A' and 'B' in Fig. 3(c) can be used to extract the tunnel barrier (C 1 and C 2 ) and gate (C g ) capacitances for the nanodot [13] . (Fig. 3) . While a weak, irregular oscillation exists in I ds vs. V gs at 290 K, this is not as prominent as in the data of Fig. 3 . A small current step can also be seen in I ds near V ds = 0 V. As the measurement temperature T is reduced, V t increases to ~1 V by T = 100 K. For T < 100 K (Fig. 4 (e) and (f)), V t increases further to ~2 V at V gs = 0 V. Furthermore, V t increases with V gs , leading to a reduction in I ds at a constant value of V ds , which is behaviour not seen for T ≥ 100 K.
The I ds vs. V ds characteristics at V gs = 0 V, from 290 -8 K are shown in Figure 5 , using linear (a) and log plots (b). In Fig. 5(b) , the increase in V t as T reduces can be seen. The current step in I ds is clearer for lower temperatures, e.g. 100 K and 150 K (Fig. 5(b) ). Arrhenius plots of log (I ds ) vs. Figure 6 . Potential barriers can exist at the interface between the Pt/C nanowires and the Fermi seas in the heavily doped source and drain Si point contacts ( Fig. 6(a) ). The potential barriers may be formed by the native oxide on the Si point contacts, and by the trapping of charge carriers in both the Si and in the deposit by interface traps. The Fermi energies in the Si source and drain, and Pt/C deposit regions, are E FS , E FD , and E F-d respectively. The Pt/C deposit is assumed to be an amorphous semiconductor, due to the C matrix in the Pt/C [46] . In the case of temperatures T > 100 K, both thermally activated and tunnelling current paths can exist, labelled '1' and '2' respectively ( Fig. 6(b) ). From the Arrhenius plots in Fig dominates ( Fig. 6(c) ). The reduction in hole concentration and thermally activated current as the temperature falls (compare (b) to (c)), leads to an increase in V t . At lower temperatures, the majority of current can be associated with hole injection from the source, as the hole concentration within the Pt/C may reduce substantially, limiting the number of carriers available from the Pt/C.
The tunnelling current may be modulated by gate voltage (Fig. 6(d) ). Applying V gs > 0 V lowers the bands in the deposit and reduces the gate-source voltage dropping across the source tunnel barrier.
This brings the energy point 'a' at which holes tunnel from the source closer to the mobility edge
, where the density of 'valance' band states is lower. Ultimately, the tunnelling point 'a' may be pushed above E v-d (Fig. 6(d) (Fig. 6(d) ) would increase its resistance at a given V ds , and hence reduce I ds . A combination of raised energy states in the deposit and an increase in the tunnel barrier resistance can occur, in both cases reducing I ds with V gs .
Finally, for T > 100 K, the increase in the thermally activated current (path '1'), combined with the thermal generation of holes in the deposit, dominate over modulation of the tunnelling current (path '2'), suppressing observation of any gate modulation of I ds .
The room temperature electrical characteristics of two additional types of devices are shown in Fig. 7. An SEM image (a) of a device having a nanowire only and without a nanodot, (Device C) is shown in Figure 7 (a). Here, the I ds -V ds , V gs characteristics (b) have a large V t ~ ±2 V, implying stronger potential barriers than for the Device A (Fig. 3) . A single complete current peak is seen in I ds vs. V gs (c), however multiple current peaks are not seen in a manner similar to the characteristics in Fig. 3 . While the characteristics in Fig. 7(b) and (c) may have a single-electron charging origin similar to the characteristics in Fig. 3 , as only a single peak is observed, this behaviour is not well established. Furthermore, the lack of an explicitly fabricated nanodot implies that if a singleelectron charging origin exists, then isolated nanocrystals need to exist within the nanowire. Figure   7 (d) and (e) show an SEM image of a device with a thick (~10 nm) and wide (~50 nm) Pt/C deposit (Device D), and the corresponding electrical characteristics, respectively. Here, the current is much higher, ~100 nA, due to the wider deposit. This value may be compared with I ds ~1 nA in the nanodot device (Fig. 3) , and ~10 nA in the nanowire device (Device C, Fig. 7(a) ), where the deposits are much finer, and tunnel gaps exist (Device A, Fig. 2(b) ). In Fig. 7 (e), current saturation occurs in the characteristics, again supporting a semiconducting picture. Current saturation in Pt/C, followed by an increase in current at higher bias, has been attributed to the suppression of current due to the build-up of charge at the dead-ends of a percolation network in the Pt/C, followed by a rise in current as de-localised states beyond the mobility edges become accessible [46] . A similar effect may occur in the characteristics of Device 'D' (Fig. 7(e) ).
Overall, a total of ten Pt/C nanowire and nanodot transistors were fabricated. In all cases, the height of the deposits was estimated to be ~10 nm. Six devices used nanodots and four used nanowires, of varying dimension. Three of the nanodot transistors had dimensions (length, width, height) of 15 nm × 15 nm × 10 nm. In three further devices, the nanodots were 16 nm × 26 nm × 10 nm, 13 nm ×13 nm × 10 nm, and 11 nm × 11 nm × 10 nm in size. In five nanodot devices, the conductance in the linear I-V regions outside the Coulomb gap, or a low current threshold region, varied from 11 nS (13 nm ×13 nm ×10 nm nanodot) to 70 nS (16 nm × 26 nm × 10 nm nanodot), with average value of 36 nS. For one outlying nanodot device, there was no low current region and the I ds -V ds curve was linear, with high conductance ~2000 nS. This implied low resistance tunnel barriers, possibly due to substantial Pt/C deposition in the nanogaps on either side of the nanodot.
Oscillations in I ds vs. V gs were seen in two of the six nanodot devices (Devices A and B), three further devices showed low current thresholds or current steps in the I ds -V ds characteristics but no gate effect, and the I ds -V ds characteristic of one device was linear. For room-temperature singleelectron effects, it is necessary not only that E c > k B T but also that the tunnel barrier height > k B T and resistance > the quantum resistance, R q = 26 kΩ. As the nanodot dimensions were broadly similar across 5/6 devices, the lack of single-electron effects in some of these devices is more likely to be due to variation in the tunnel barrier height and/or resistance.
For the nanowire devices, the dimensions were 115 nm × 10 nm × 10 nm and 120 nm × 28 nm × 20 nm for two devices each, with average conductance ~40 nS outside the low current threshold region. This value is similar to that in the nanodot devices, as even in the case of the nanodots, there are nanowire electrode regions on either side bridging the Si nanogap (Fig. 2) . Only one of these devices (Device C) showed oscillations in I ds vs. V gs .
In the case of some devices (e.g. the device in Fig. 2(d) ), deposition in the nanogap region may lead to very narrow gaps or possible contact to the electrodes. However, in this case, the deposits on either side of the nanodot form constrictions between the nanodot and the electrodes. In Si SETs, constrictions such as these define tunnel barriers [52] , due to depletion of charge carriers by surface traps. Devices of this form can still show oscillations in I ds with V gs , implying isolation of the nanodot, either by tunnel barriers formed by breaks in the constricted deposit region, or due to depletion of charge carriers to traps, generating a potential barrier.
Conclusion
The RT SET behaviour observed in Fig. 3 may be compared to very strong RT single-electron effects observable recently in Si point-contact quantum dot (QD) transistors, based on ultra-small QDs < 5 nm in diameter [49] . In those devices, the QDs were estimated to be as small as ~ 1.6 nm in diameter resulting in both single-electron charging and quantum confinement effects occurring at RT. The single-electron addition energy for the smallest devices was shown to be E a ~ 0.8 eV >> k B T at 290 K. The nanodot in the device of Fig. 2(b) is much larger, ~20 nm in size, such that the total capacitance C t ~ 3.2 aF is not small enough for very strong room-temperature single-electron charging effects. However, in comparison with Si point-contact QD transistors, where some randomness in the location of the QD within the point-contact exists, the use of an EBID nanodot allows greater flexibility in the precise placement of the nanodot within a pre-defined device structure.
In summary, we have presented the electrical characteristics of EBID Pt/C nanowire and nanodot transistors, integrated within Si nanodevices. The Pt/C nanostructures were deposited across ~100 nm wide nanogaps between heavily doped n-type Si source and drain point-contact regions, fabricated in silicon-on-insulator material. Pt/C nanodots were fabricated having a minimum diameter ~20 nm, with Pt/C nanowire electrodes on either side bridging a ~100 nm wide nanogap between the Si source and drain regions. Si side gates were used to electrostatically control the current. A further device configuration investigated consisted of nanowire-only Pt/C deposits of different widths. Measurements showed that the Pt/C behaved as an amorphous semiconductor, with p-type behaviour at least at low temperature. A single-electron transistor, operating at room temperature, was formed by the ~20 nm nanodot device. Here, single-electron current oscillations and 'Coulomb diamond' electrical characteristics were observed. In the Pt/C nanowire devices, the p-type semiconducting nature of the devices was determined from gate measurements, and temperature dependences from 290 K -8 K. Current transport was seen to be a combination of thermally-activated and tunnelling transport of holes across potential barriers along the current path, formed at the Pt/C interface and/or at grain boundaries within the Pt/C deposit. 
